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Simplest Architecture:  Single ADC channel 
Typical real-time ADC core speeds: 
 
CMOS  0.1 to 1 GS/s 
Bipolar  1 to 10 GS/s 
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Multiple Time-Interleaved ADC channels 
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Architectural trade-offs in acquisition performance 
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Multiple Pre-Sampled Time-Interleaved ADC channels 
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Architectural trade-offs in acquisition performance 
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Frequency-Multiplexed (Band-Split) ADC channels 
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DSP reconstruction block 
 
4x Interpolation (4 channels) 
Up-conversion (3 channels) 
Summation of channels 
Architectural trade-offs in acquisition performance 
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Architectural trade-offs in acquisition performance  with DSP BW boost 
 
 
Performance Metric 
 
Sample Rate 
Bandwidth  ↑ 
Record Length 
rms Noise ↑ 
Noise PSD ↑ 
SFDR 
Effective Bits  ↓ 
Phase linearity ↑ 
Amplitude flatness ↑ 
Price / Size / Power 
Overdrive Recovery ↓ 
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Architectural trade-offs in acquisition performance  with DSP BW limit 
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Phase linearity ↑ 
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Price / Size / Power 
Overdrive Recovery ↓ 
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*  Useful Sample Rate and Record Length are reduced 
at lower bandwidth settings due to data redundancy 
Architectural trade-offs:  example spectograms 
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Conclusions 
• Oscilloscope Architecture drives performance trade-offs 
• Straight Interleaving 
• Pre-sampled Interleaving 
• Band-splitting 
• DSP filtering 
 
• It is fair to compare banner specs: 
• Sample Rate 
• Bandwidth 
• rms Noise (time domain) 
• Noise PSD (frequency domain) 
• SFDR 
• Effective Bits 
 
• But don’t double-count benefits: 
• Sample Rate vs Noise PSD 
• DSP BW limit improves rms Noise, but not Noise PSD 
• Many frequency-domain analyses are sensitive to Noise PSD 
• Unexpected frequency content or amplitude spikes in single-shot experiments 
can be lost in the DSP 
Questions??? 
Interleaved Digitizer Architecture:  mis-match spurs 
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Interleave mis-match spurs 
